The paper presents an approach to process scheduling for embedded systems. 
Introduction
During synthesis of an embedded system the designer maps the functionality captured by the input specification on different architectures, trying to find the most efficient solution which, at the same time, meets the design requirements. This design process implies the iterative execution of several allocation and partitioning steps before the hardware and software components of the final implementation can be generated. Both allocation and partitioning can be performed manually or automatically. Accurate performance estimation tools are essential components of such a system synthesis environment. They provide the adequate feedback on design decisions needed for efficient exploration of the design space.
Both for accurate performance estimation and for the final synthesis of an efficient system good quality scheduling algorithms are required. In this paper we concentrate on process scheduling for systems consisting of communicating processes implemented on multiple processors and dedicated hardware components. Optimal scheduling in such a context is an Np complete problem [13] . Thus, it is essential to develop heuristics which produce good results in a reasonable time.
In [ 151 performance estimation is based on a preemptive scheduling strategy with static priorities using rate-monotonic- Static scheduling of a set of data-dependent software processes on a multiprocessor architecture has been intensively researched [3, 10, 141 . An essential assumption in these approaches is that a (fixed or unlimited) number of identical processors are available to which processes are progressively assigned as the static schedule is elaborated. Such an assumption is not acceptable for distributed embedded systems which are typically heterogeneous.
In our approach we consider embedded systems specified as a set of interacting processes which have been mapped on an architecture consisting of several different processors and dedicated hardware components connected by dedicated andor shared busses. Considering a non-preemptive execution environment we statically generate a process schedule and estimate the worst case delay. We have developed list scheduling and branch-and-bound based algorithms which can be used both for accurate and fast performance estimation and for optimal or close to optimal system synthesis. Based on extensive experiments we evaluated the performance of the algorithms which are superior to previous approaches like critical-path heuristics and ILP based optimal scheduling. Finally, we have extended our approach by assuming that some processes can be activated if certain conditions, computed by previously executed processes, are hlfilled. This is an important contribution because it allows to capture both data and control flow at the process level.
The paper is divided into 8 sections. In section 2 we formulate our basic assumptions and introduce the formal graph-based model which is used for system representation. The list scheduling and branch-and-bound based heuristics are presented in sections 3 and 4 and are evaluated in section 5.
The extension of our approach to accept conditional activation of processes is presented in section 6. Section 7 describes an example and section 8, finally, presents our conclusions.
Problem Formulation and the Process Graph
We consider a generic architecture consisting of general purpose or application oriented programmable processors and application specific hardware processors (ASICs) connected through several busses. Only one process can be executed at a time by a programmable processor while a hardware processor can execute processes in parallel. Only one data eansfer can be performed by a bus at a given moment. Computation and data transfer can overlap.
In [5] we presented algorithms for automatic hardware/ software partitioning based on iterative improvement heuristics. The problem we are discussing in this paper concems performance estimation of a given design alternative and scheduling of processes and communications. Thus, we assume that each process is assigned to a (programmable or hardware) processor and each communication channel which connects processes executed on different processors is assigned to a bus. Our goal is to derive a delay by which the system completes execution, so that this delay is as small as possible, and to generate the schedule whch guarantees this delay.
As an abstract model for system representation we use a directed, acyclic, polar graph G( va. Each node Pic Vrepresents one process and an edge eUeE from Pi to Pi indicates that the output of Pi is the input of Pj. The graph i s polar, which means that there are two nodes, called source and sink, that conventionally represent the first and last process. These nodes are introduced as dummy processes so that all other nodes are successors of the source and predecessors of the sink respectively.
The mapping of processes is given by a h c t i o n M V-+PE, where PE=(pel,pej, ..,peNpe} is the set ofprocessing elements. PE=PPvHPvB, where PP is the set of programmable processors, HP is the set of hardware components, and B is the set of busses. For a process P,, M(Pi) is the processing element to which Pi is assigned for execution. Each process Pi, assigned to M(Pi), is characterized by an execution time tpi. Communication processes, assigned to peieB, are introduced for each connection which links processes mapped to different processors. These processes model inter-processor communication and their execution time is equal to the corresponding communication time. A process can be activated after all its inputs have arrived and it issues its outputs when it terminates. Once activated, a process executes until it completes.
In the following two sections we present algorithms for scheduling of a process graph. Depending on their speed and accuracy, they can be used at different stages of the design process for system synthesis andor estimation. One of the essential contributions consists in the manner in which information on process allocation is used by these algorithms in order to efficiently derive a good quality or optimal schedule.
Partial Critical Path (PCP) Scheduling
List scheduling heuristics [3,9, 141 are based on priority lists from which processes are extracted in order to be scheduled at certain moments. In our algorithm, presented in Fig. 1 , we have such a list. Listpei, for each processing elementpej. It contains the processes which are eligible to be activated on the respective processor at time T-current. These are processes which have not been yet scheduled but have all predecessors already scheduled and terminated. An essential component of a list scheduling heuristic is the priority function used to solve conflicts between ready processes. The highest priority process will be extracted by function Select from the list corresponding to a programmable processor or a bus in order to be scheduled. Processes assigned to a hardware processorpei are scheduled, without any restriction, immediately after they entered Listpei.
Priorities for list scheduling very often are based on the critical path (CP) from the respective process to the sink node. Thus, for CP scheduling, the priority assigned to a process Pi will be the maximal execution time from the current node to the s m k :
tpi , where nik is the kth path from node Considering the concrete definition of our problem, significant improvements of the resulting schedule can be obtained, without any penalty in scheduling time, by making use of the available information on process allocation.
Let us consider the graph in Fig. 2 and suppose that the list scheduling algorithm has to decide between scheduling process PA or PB which are both ready to be scheduled on the same programmable processor or bus pei. In Fig. 2 we depicted only the critical path from PA and PB to the sink node. Let us consider that Px is the last successor of t4 on the critical path such that all processes from PA to Px are assigned to the same processing elementpei. The same holds for Pyrelative to PB. tA and tg are the total execution time of the chain of processes from PA to Px and from PB to Pyrespectively, following the critical paths. AA and AB are the total execution times of the processes on the rest of the two critical paths. Thus, we have:
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Fig. 2. Delay estimation forPCP scheduling
However, we will not use the length of these critical paths as a priority. Our policy is based on the estimation of a lower bound L on the total delay, taking into consideration that the two chains of processes PA-Px and Pg-Py are executed on the same processor. L~A and Lpg are the lower bounds if PA and P, respectively are scheduled first:
We select the alternative that offers the perspective of the shorter delay L = min(lp,, Lpg). It can be observed that if hA > hg thenLPA < Lpg? whch means that we have to schedule PA first so that L = LR4; similarly if hg > hA then Lpg < LpA, and we have to schedule P, first in order to get L = L p g .
As a conclusion, for PCP scheduling we use the value of hPi as a priority criterion instead of the length lpi of the whole critical path. Thus: we take into consideration only that part of the critical path corresponding to a process Pi which starts with the first successor of P, that is assigned to a processor different fromM(PJ. The complexity of PCP priority assignment is the same as for CP (O(v+e) ). Experimental evaluation of PCP scheduling is presented in section 5.
A Branch-and-Bound (BB) Based Heuristic
As our experiments show, the PCP based algorithm is able to produce. with a short execution time, relatively good quality schedules. Nevertheless, due to the limited investi- Fig. 3. Process graph with mapping gation capacity which is typical for list scheduling and the priorities employed, list scheduling algorithms are not always able to find very good quality or optimal results.
The branch-and-bound (BB) strategy is based on a more extensive search, visiting several (in the worst case all) alternative solutions in order to find the optimal one. In order to apply a BB strategy, the state space corresponding to the problem is organized as a state tree. Each node Si corresponds to a certain state and the children of Si are those states which can be reached from Si as result of a scheduling decision. The number of children derived from a certain state depends on the number of different decisions which can be taken after the first process active in the respective state terminates. Among these decisions we have to consider the alternative to keep a certain (non-hardware) processor idle even if there exists a ready process to be executed on it. Each path from the root of the tree to a leaf node corresponds to a possible solution obtained after a sequence of decisions. We are interested in finding the leaf node Sk, such that the path from the root to S, corresponds to the optimal solution. Fig. 4 shows part of the state tree explored at scheduling of the process graph in Fig. 3 . Each node in the tree corresponds to a state during the scheduling process. In each Fig. 4 .: A part of the state tree explored at scheduling of the process graph in Fig. 3 node we inscribed the pair of processes which are active on the two processing elements pel and pe2. For some nodes we also gave the current time, the free processor(s) and the ready process(es) at the moment when the decision is taken to pass to a next state. For T-current=O, PI is activated as the only ready process. The event which allows to leave this new state is the termination of PI at T-curren~3 when both processors are available and P2, P3, and P4 are ready to be executed. Five different decisions are now possible which lead to five descendent nodes. Thus, processes P3 and P2, or P, and P2 can be scheduled on processors pel and pe2 respectively. However, there are three more alternatives in which processor pel is kept idle with pe2 executing Pz, or pe2 is kept idle withpel executing P3 or P4 (we denote an idle processor pei by specifying on the respective position the empty process @i). The leaf node on the left extreme corresponds to a scheduling solution which can be produced by the PCP heuristic. The other leaf node represents the state corresponding to the optimal schedule.
BB is based on the idea to visit only a part of the state tree without missing any state which can lead to the optimal solution. The selection and branching rules used in our BBbased algorithm are presented in [6] . Here we concentrate on the estimation algorithms used for the bounding rule.
Before branching from a node S, a decision is taken if exploration has to continue on the respective subtree or the subtree can be cut. The decision is based on two values: the upper bound U (which is the length of the best schedule found so far) and the lower bound LBs (which sets a lower limit on the length of the schedule corresponding to any leaf node in the subtree originating from S). Thus, whenever for a certain node S the inequality LBs 2 U holds, the corresponding subtree is cut. The estimation of such a lower bound is a critical aspect of any BB approach.
Let us consider a node S in the solution tree and A the set of active processes corresponding to the respective state. The state represented by node S is the result of a sequence of decisions captured by the path from the root to the node. From the point of view of the graph G( V$) to be scheduled, these decisions have determined the start times tbi assigned to processes Pi which are members of a set c D c K If we consider a process Pi, such that Pj&, then for each process Pj, such that Pj is a predecessor of P , it is true that Pje@. All processes Pkr such that PkE V-@, will get start times as result of future decisions. All these decisions produce states which are part of the subtree originating in node S. What we have to do is to estimate a value LBs such that LBsl min(6,) , where & is the length of the schedule corresponding to the kth leafnode in the subtree derived from node S.
The lower bound estimation practically implies estimations of start times tbk and exit times f$k for all processes Pke V-@. An initial bound opk on the start times can be set for each process Pke V-Q. This bound depends only on the processing element pel on which the process is executed. Thus, opk=bpel if M(Pk)=pel, where
This initial bounding reflects the fact that no process Pke V-Q is started before any already scheduled process assigned to the same non-hardware processing element (pel e HP) terminates. On a programmable processor or bus which has been kept idle in state S ($,EA, pelgHP), as well as on a hardware component (pelEHP), no new process is started before any active process terminates.
Lower bound estimation is based on traversal of the paths linking anchor processes with the sink of the process graph. The set of anchor processes is defined as A={PiIPi~ WD,pred(Pi)cQ};pred(Pi) is the set of all direct predecessors of Pp Nodes have to be visited in a topological order, starting from the anchor processes, and to each visited node P, the following start time is assigned: rbx=max (op,, t{,,d(p,,) , if P, has only one direct predecessor; lSpx=max(wp,, pi E :2(p, ppJ, ifP, has at least two direct predecessors. The estimated lower bound LB, is the estimated start time tS for the sink node. A node with at least two direct predecessors is a join node. A fork node is a node with at least two direct successors. Estimation is based on the fact that no process can be started before all its predecessors have finished. If P, is a join node, the value ppx will be obtained as result of a heuristic applied to polar subgraphs delimited by P, and a corresponding fork node respectively. In [6] we present the heuristic for determination of pp.r Here we illustrate this algorithm by an example using the graph in Fig. 5 . If the visited node is the join node P , pp7 is derived considering the polar subgraph €f7,p1 delimited by P7 and the fork node P I . We identify two sets, EIf7,P'={P2Q3} and II~7sP'=(PS,P6}, containing processes assigned to processing elementspe] eHP andpe2EHP respectively (source and sink nodes are not included in these sets). We denote the length of the shortest ath from any process in rI/7gp1 to the sink. Similarly Inf7sp' is the length of the shortest path from the source to any rocess in EIp72p'. We can observe that Out f7vP'=3, lnf7*"=4, OU~$,~'=O, and In f7sp1=0. Determination of pp7 is based on the fact that the time interval elapsed between termination of the source and activation of the sink has to be larger than the total execution time of the processes assigned to pel plus the time intervals In p7*p1 and , -i For join node PI I , the same rocedure has to be performed on the polar subgraphs lif11~p1'andlif11.p7. The maximum of the two resulting values, one for each subgraph, is the value for p p I I . It is interesting to observe that the subgraph Hp1ISp' has been omitted from the discussion. It has the particularity that it contains a node, P7, such that each path from the source to the sink goes through that node. Estimations based on this subgraph can not provide a better bound for ppl I than already obtained from successive evaluations based on lif7zP1 and lif11,p7.
It is very important that for all join nodes P,, the relative fork nodes Q j and the corresponding values In, Out as well as the sums of process execution times, can be determined statically and stored before the start of the BB search. Thus, the complexity of the dynamic bounding process is reduced to that of the partial traversal of the process graph starting from the anchor processes. The static determination of the pairs (Px,Qj) and of the associated values runs in time O(v(v+e) log v). which is the actual complexity of generating the connectivity matrix corresponding to the graph. If bounding with one of these bounds succeeds, which means that lbl, 2 U or l b 2~2 U, the evaluation of LBS can be avoided. The value of lbl, is computed based on the total execution time of the yet unscheduled processes (Pic V-0) which are assigned to the same non-hardware processor pekEHP, and on the earliest time, bpek, when such a process could be activated. If needed, lb2s is derived using the critical paths lpi (see section 3) and the estimated start times copi of the anchor processes Pie A.
In the state tree presented in Fig. 4 all states bordered by dashed lines are cut using the three lower bounds presented above. The state in the left subtree corresponding to active processes (Pj,P6) is cut using the bound LBs while all other states represented with dashed lines are cut by the bounds lbls and lb2s'.
Unlike the list scheduling based approaches previously presented, BB scheduling, which always produces an optimal schedule, is of exponential complexity in the worsr case. Due to a good branching, selection, and bounding strategy, however, the complexity is significantly reduced in practice. Experimental results presented in the next section show that even for large problems BB scheduling can be a viable solution.
(s) aver. 
Experimental Evaluation
For evaluation of the algorithms presented in the previous sections we used 1250 graphs generated for experimental purpose. We considered architectures consisting of one ASIC and one to eleven processors and one to eight busses [6] . All experiments were run on a SPARCstation 20. We have evaluated the percentage deviations of the schedule lengths produced by CP, uB2 and PCP scheduling from the lengths of the optimal schedules. The optimal schedules were produced running the BB based algorithm. The average deviation for all graphs is 4.73% for UB, 4.69% for CP, and 2.35%, two times smaller, for PCP. Deviations for the individual graphs are in the interval [O%> 44 .74%] for all three heuristics. Execution times for the three list scheduling algorithms are very similar; scheduling of graphs up to 200 nodes is performed in less than 0.007 seconds. Table 1 shows the percentage of the final results obtained with BB after certain time limits. It shows that for a very large majority of the graphs having 75 or less nodes the optimal schedule can be obtained in less than 0.3 seconds. After 3 seconds the optimal schedule for more than 50% of the 200-node graphs has already been generated. At the same time, in order to get a good schedule it is not necessary to let the BB algorithm run until termination. Table 2 shows the average and maximal deviation of the schedule lengths produced with PCP from the lengths of the intermediate schedules obtained with BB after certain time limits. For example, if we interrupt after 1 second the still running algorithms for the 130-node graphs, we get intermediate results which in average are 2.71% better than the PCP schedule but, for certain graphs. can be up to 10.3 1% better.
We have performed similar experiments using an ILP based formulation in order to derive optimal schedules [4] . Execution times for 40-node graphs were in this case more than an order of magnitude higher then with our BB algorithm. For 75-node graphs the execution times using ILP are already prohibitively large.
As a conclusion, PCP based list scheduling produces very quickly schedules of a good quality. This quality is superior to those produced by other list-scheduling heuristics, without any penalty in execution time. With our BB algorithm it is possible to get the optimal schedule for even large number of processes in a relatively short time. At the same time, the algorithm can very quickly produce schedules which are of very high, close to optimal, quality.
Scheduling of Conditional Process Graphs
An important extension of our system, presented in [6, 7] . allows the scheduling of specifications which capture both data and control flow at the process level. In this section we present some of the basic ideas underlying this approach. We assume that some processes can be activated if certain conditions, computed by previously executed processes, are fulfilled. Thus, at a given activation of the system, only a certain subset of the total amount of processes is executed and this subset differs from one activation to the other.
The abstract model, presented in section 2, has been extended in order to capture conditional activation. A conditionalprocess graph (Fig. 6 ) is a directed, acyclic, polar graph r( Es, Ec). Es and Ec are the sets of simple and conditional edges respectively. E, n E , = 0 and Es v E , = E, where E is the set of all edges. In Fig 6 nodes denoted P I , P2 , .., PI, are "ordinary" processes specified by the designer. They are assigned to one of the two programmable processorspel and pe2 or to the hardware componentpej. The rest are communication processes (Pia, PI, , .., P3, ) and are represented as black dots. An edge eiicE, is a conditional edge. A conditional edge (thick lines in Fig. 6 ) has an associated condition. Transmission on a conditional edge eij will take place only if the associated condition is satisfied. We call a node with conditional edges at its output a disjunction node. Alternative paths starting from a disjunction node, which correspond to
---_ a certain condition, are disjoint and they meet in a so called conjunction node. In Fig. 6 circles representing conjunction and disjunction nodes are depicted with thick borders. We assume that conditions are independent and altematives starting from different processes can not depend on the same condition. A conjunction process can be activated after messages coming on one of the alternative paths have arrived. A boolean expression Xpi, called guard, can be associated to each node Pi in the graph. It represents the necessary condition for the respective process to be activated. In Fig. 6 , for example, Xp3=true, Xp14=DrX, XpI ,=true, Xp,=C. For a given execution of the system, a subset of the processes is activated which corresponds to the actual path through the process graph. This path depends on certain conditions. For each individual path there is an optimal schedule of the processes which produces a minimal delay. Let us consider the conditional process graph in Fig. 6 . If all three conditions, C, D, and K are true, the optimal schedule requires P, to be activated at time GO on processor pel, and processor pe2 to be kept idle until t=4, in order to activate P, as soon as possible. However, if Cand D are true but K is false. the optimal schedulerequires to start both PI onpel and P,, onpe-, at t=O; P3 will be activated in this case at t=6. after P I 1 has terminated and. thus,pe2 becomes free. This example reveals one of the difficulties when generating a schedule for a system like that in Fig. 6 . As the values of the conditions are unpredictable, the decision on which process to activate on pe2 and at which time, has to be taken without knowing which values the conditions will later get. On the other side, at a certain moment during execution, when the values of some conditions are already known, they have to be used in order to take the best possible decisions on when and which process to activate.
An algorithm has to be developed which produces a schedule of the processes so that the worst case delay is as small as possible. The output of this algorithm is a so called schedule table. In this table there is one row for each "ordinary" or communication process, which contains activation times for that process corresponding to different values of the conditions. Each column in the table is headed by a logical expression constructed as a conjunction of condition values. Activation times in a given column represent starting times of the processes when the respective expression is true. Table 3 shows part of the schedule table corresponding to the system depicted in Fig. 6 . According to this schedule processes P I , P2, P I , as well as the communication process P I , are activated unconditionally at the times given in the first column of the table. No condition has yet been determined to select between alternative schedules. Process PI,, on the other hand, has to be activated at t=24 if Dr\chK=true and t=35 if Dr\C&=tvue. To determine the worst case delay, 6max, we have to observe the rows corresponding to processes PIo and P I T : 6, , , = maxi34 + tIo, 37 + tI7}=39.
The schedule table contains all information needed by a distributed run time scheduler to take decisions on activation of processes. We consider that during execution a very simple non-preemptive scheduler located on each programmable/ communication processor decides on process and communication activation depending on actual values of conditions. Once activated, a process executes until it completes. To produce a deterministic behavior which is correct for any combination of conditions, the table has to hlfill several requirements:
If for a certain process Pi. with guardXpi, there exists an activation time in the column headed by expression E,: then Ep.Ypi (Xpi is true whenever is Ek true); this means that no process will be activated if the conditions required for its execution are not fulfilled. Activation times have to be uniquely determined by the conditions. Thus, if for a certain process Pi there are several altemative activation times then, for each pair of such times (@, T ; : ) placed in columns headed by expressions Ej and Ek, EjhEk=false. If for a certain execution of the system the guard Xpi becomes true then Pi has to be activated during that execution. Thus. considering all expressions Ej corresponding to columns which contain an activation time for Pi, vEj=Xpi.
Activation of a process Pi at a certain time t has to depend only on condition values which are determined at the respective moment t and are known to the processing element M(PJ which executes Pi.
The value of a condition is determined at the moment T at which the corresponding disjunction process terminates. Thus, at any moment t, t k , the condition is available for scheduling decisions on the processor which has executed the disjunction process. However, in order to be available on any other processor, the value has to arrive at that processor. The scheduling algorithm has to consider both the time and the resource needed for this communication. For the example given in Table 3 communication time for conditions has been considered ro=l. The last three rows in Table 3 If at activation of the system all the conditions would be known, the processes could be executed according to the (near)optimal schedule of the subgraph GkEr which corresponds to the actual path through the process graph. Under these circumstances the worst case delay 6 , ,
would be tima, = SM, with 8 , =max{6k, kzl, 2, ..., Nalt}, where 8k is the delay corresponding to subgraph Gkcr (Nalt is the number of alternative paths). However, this is not the case as we do not assume any prediction of the conditions at the start of the system. Thus, what we can say is only that': 6, , , 2 6~.
A scheduling heuristic has to produce a schedule table for which the difference ?imax-ZiM is minimized. This means that the perturbation of the individual schedules, introduced by the fact that the actual path is not known in advance, should be as small as possible. We have developed a heuristic which, starting from the schedules corresponding to the alternative paths. produces the global schedule table, as result of a, so called, schedule merging operation. Hence, we perform scheduling of a process graph as a succession of the following two steps: 1. Scheduling of each individual alternative path (using one of the algorithms presented in the previous sections); 2. Merging of the individual schedules and generation of the schedule table.
The algorithm for merging individual schedules and table generation is presented in [6, 7] .
An Example
Finally, we present a real-life example which implements the operation and maintenance (OAM) functions corresponding to the F4 level of the ATM protocol layer [ 11. Fig. 7 shows an abstract model of the ATM switch. Through the switching network cells are routed between the n input and q output lines. In addition, the ATM switch also performs several OAM related tasks.
In [5] we discussed hardwareisoftware partitioning of the OAM functions corresponding to the F4 level. We concluded that filtering of the input cells and redirecting of the OAM cells towards the OAM block have to be performed in hardware as We have identified three independent modes in the functionality of the OAM block [6] . Execution in each mode is controlled by a statically generated schedule table for the respective mode. We specified the functionality corresponding to each mode as a set of interacting VHDL processes. Table 4 shows the characteristics of the resulting process graphs. The main objective of this experiment was to estimate the worst case delays in each mode for different altemative architectures of the OAM block. Based on these estimations as well as on the particular features of the environment in which the switch will be used, an appropriate architecture can be selected and the dimensions of the buffers can be determined.
Our experiments included architecture models with one processor and one memory module ( 1 P/ 1 Mj, two processors and one memory module (2P/lM), as well as structures consisting of one respectively two processors and two memory modules (1P/2M, 2P/2M). The target architectures are based on two types of processors: 486DX2BOMHz and Pentiumi 120MHz. For each architecture, processes have been assigned to processors taking into consideration the potential parallelism of the process graphs and the amount of communication between processes. The worst case delays resulting after scheduling for each of the three modes are given in Table 4 . As expected, using a faster processor reduces the delay in each of the three modes. Introducing an additional processor, however, has no effect on the execution delay in mode 2 which does not present any potential parallelism. In mode 3 the delay is reduced by using two 486 processors instead of one. For the Pentium processor, however, the worst case delay can not be improved by introducing an additional processor. Using two processors will always improve the worst case delay in mode I . As for the additional memory module, only in mode 1 the model contains memory accesses which are potentially executed in parallel. Table 4 shows that only for the architecture consisting of two Pentium processors providing an additional memory module pays back by a reduction of the worst case delay in mode 1. 
Conclusions
We have presented an approach to process scheduling for the synthesis of embedded systems. For scheduling of process graphs we presented both a very fast list scheduling heuristic and a branch-and-bound based algorithm used successfully for generation of optimal schedules. One of the most interesting aspects concerning these algorithms is the manner in which information on process allocation is used in order to improve the quality of the result and to reduce execution time. The approach has been extended in order to capture at process level both dataflow and the flow of control. A schedule table is generated after scheduling of a conditional process graph, so that the worst case execution delay is minimized.
The scheduling approach we have presented can be used both for performance estimation and for system generation. The algorithms have been evaluated based on experiments using a large number of graphs generated for experimental purpose as well as real-life examples.
